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ABSTRAK 
Senibina voltan pengayun terkawal (VCO) yang kebiasaan digunakan dalam fasa 
gelung terkunci (PLL) adalah pengayun cincin kerana ia mempunyai jarak penalaan 
yang lebar dan menggunakan kawasan yang kurang pada cip. Oleh kerana 
pengsekalaan teknologi dan evolusi sistem kumunikasi, permintaan terhadap 
penggunaan kuasa yang rendah telah menjadi salah satu kriteria utama dalam 
prespektif jurutera rekabentuk litar bersepadu (IC). Pincangan badan ke hadapan 
(FBB) digunakan di dalam litar bersepadu digit dan analog berkuasa-rendah untuk 
melaraskan voltan ambang transistor CMOS. Dengan itu, pendekatan FBB telah 
dicadangkan untuk dilaksanakan dalan merekabentuk litar pengayun cincin kerana ia 
berupaya mengurangkan voltan ambang transistor dan seterusnya membawa kepada 
litar berkuasa rendah. Projek ini membentangkan litar pengayun cincin yang berkuasa 
rendah direka untuk aplikasi tanpa wayar pada 3 GHz. 5-peringkat litar penghayun 
cincin direka menggunakan teknik FBB dalam teknologi 0.13 µm CMOS. Kerja-kerja 
simulasi · dilakukan dengan menggunakan ELDO Spice daripada Mentor Graphics. 
Dengan bekalan voltan 0.8 V, pelepasan kuasa adalah sebanyak 167.03 µW dan 
hingar fasa adalah -72.88 dBc/Hz pada 1 MHz. , Saiz litar pengayun cincin tersebut 
adalah 22.4 x 25.6 µm2. 
v 
ABSTRACT 
A cominon voltage controlled oscillator (VCO) architecture used in the phase locked 
loop (PLL) is the ring oscillator because it has wider tuning range and consume less 
area on chip. Due to technology scaling trend and communication system evolution, 
the demand of low power consumption is become one of the major criteria in 
integrated circuit (IC) design engineer perspective. Forward bode bias (FBB) used in 
digital and low-power analog integrated circuits to adjust the threshold voltage of 
complementary metal-oxide-semiconductor (CMOS) transistors. Thus, a forward body 
biased approach is proposed to be implemented in designing the ring oscillator due to 
it capability to reduce threshold voltage of the transistor and leads to a low power 
consumption circuit. This project presents a low power ring oscillator designed for 
wireless application at 3 GHz. A 5-stage single-ended ring oscillator is designed using 
forward body bias technique in a standard 0.13 µm CMOS technology. The simulation 
is perfoi:med using ELDO Spice simulator from Mentor Graphics. With supply 
voltage of 0.8 V, the power dissipation is 167.03 µWand the phase noise is -72.88 
dBc/Hz at 1 MHz. The proposed ring oscillator with new delay cell layout occupied 
22.4 x 25.6 µm2• 
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CHAPTER I 
INTRODUCTION 
1.1 MOTIVATION AND BACKGROUND STUDY 
In the wireless communication system, Phase-Locked Loop (PLL) is an essential 
circuit component in electronics and communication. The basic architecture of PLL 
comprises of phase detector, charge pump, loop filter, and voltage controlled oscillator 
as shown in Figure 1.1. The phase detector receives input from reference clock and the 
local clock produced by the PLL itself. Based on the naming itself, its detect the phase 
difference between these two clock due to clock skew. Then the clock signal is sent to 
charge pump and convert them into current pulse. Lastly, the voltage controlled 
oscillator (VCO) adjust the oscillation frequency of the signal. The loop filter is 
inserted to reduce high frequency noise being injected into the VCO causing jitter in 
the clock frequency. The adjusted clock frequency is then fed back into the phase 
detector. Depending on the application, a divide by N device is often inserted to just 
after the VCO to produce a frequency multiplication effect. 
!RD 
Figure 1.1 Basic architecture of PLL. 
Source: Hailu, & Maneatis 2009 
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VCO plays an important role in the RF subsystem (Hsu, & Chen 2011) as they 
determine whether the PLL is working in a wide-band or narrow-band. VCO is used 
to generate local oscillator frequency to up convert and down convert signal in a radio 
frequency (RF) transceiver. Narrow-band PLLs generally employ the resonant 
characteristic of inductors and capacitors to create the VCO. Meanwhile, wide-band 
PLLs avoid using on chip inductors. Thus, there are two architectures of VCO 
namely; ring oscillator and LC oscillator. In this work, the VCO core is based on an 
inverter-type ring oscillator supplied by a current coming from the voltage-to-current 
converter. Low phase noise, low power consumption and high frequency swing are the 
desired characteristic in the VCO design. 
1.1.1 Recent Trend of Communication System 
Every wireless technology from cell phones to automatic gate uses radio frequency to 
communicate. Many devices share frequencies that cause interference as they transmit 
or receive signal among them. The demand for high frequency processor with low 
power consumption is increasing rapidly. Short range wireless communication is held 
by Wi-Fi which are corresponding to the IEEE 802.1.la and 802.llb work around 5 
GHz and 2.4 GHz respectively. Nowadays, 5 GHz band used in the Wi-Fi networks 
for media streaming and transferring music, picture and video to help address the 
digital noise that come with the signal. 
Latest 2015 International Technology Roadmap for Semiconductor (ITRS) reported 
that the number of core for Application Processors (AP) increases 4x in the time 
horizon and cellular data rate growth -1.3x/year as tabulated in Figure 1.2. In 
addition, the processor clock speed also increases over year and it is only one of 
several factors that will ultimately determine the productivity of a given computer 
system. The micro architecture of the CPU itself, the number of instructions per clock 
cycle, the speed of the disk storage system and the design of the software in use play a 
contributing role. But raising the clock speed of the CPU has traditionally been one 
sure way to get more work done in the same amount of time. 
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'Vear 2015 2017 2019 2021 2023 ' 2025 2027 2029 
Number of AP con!S 4 9 18 18 28 36 30 2S 
Number of GPU cores 6 19 49 69 141 247 273 303 
Max·frequency of any Component In System 
2.7 2.9 3.2 •J.4 3.7 4 43 4.7 
• (GM't\ 
Number of Men plxeis In Display 2.1 2.1 3 •. 7 a.a 8.8 n.2 ll.2 JU 
1nput 
Band Wlcith between AP and Main memory 25.6 34.8 52.& 57.1 61.9 &1;9 61.9 61.9 (Gb/s) 
Metrics Number of Sensors 14 16 20 20 21 21 22 22 
Nurnber of Antennas 11 u 13 14 15 1S 15 15 
Nurnber of I~ 7-10 7·10 1·10 7-10 7•10 7·10 7•10 7·10 
Cellular data me 11rowfn11;"'1.3x/vear tMB/sl 12.S 12.S 21.63 40.75 40.75 40.75 40.75 40.75 
Wl-R data rateevolvln1 with standards (Mb/s) 867 867 867 7000 7000 28000 28000 28000 
PCB area of main Components rc:m21 62 OUtput 69 76 84 93 103 103 103 
Metrics Board pcwer averaged at "7%/year IW) 4.2 4.64 S.12 5,64 6 .. 22 6..86 7.56 8.48 
Figure 1.2 Summary of scaling trends of the mobile driver. 
Source: Graef et al. 2015 
In addition, the main requirement in designing a circuit is to have minimal power 
consumption of transistor operation. Based on Moore's law the number of transistor 
on a chip doubles every two years. For example; latest cell phone Application 
Processor (AP) increased from approximately 1 billion transistors for A 7 to 
approximately 2 billion transistors for A8 while the die size is decreasing 13%. The 
ITRS roadmap predicts that the Forward Body Bias (FBB) scaling trend for low 
operating power (LOP) systems is likely to as Yoo scale from 1.2 V to 0.3 V, from the 
130 nm node to beyond the 18 nm node at the end of the roadmap as illustrated in 
Figure 1.3. 
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Figure 1.3 FBB scaling trend. 
Source: Ananthan et al. 2004 
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1.2 PROBLEM STATEMENT 
Basically, there are two architectures for VCO namely; ring oscillator and LC 
oscillator. This work is only focus on ring oscillator. The VCO core is based on an 
inverter-type ring oscillator supplied by a current coming from the voltage-to-current 
converter. On the performance point of view, ring oscillators are better than 
relaxation oscillators. Although relaxation oscillators easily achieve very wide tuning 
range but they are not so power efficient. On the other hand, the LC oscillator 
consumes large die area, has low tuning range and the phase noise performance is 
depending on the quality factor. Thus, ring oscillator is preferable to be used in this 
work due to their compact size, digital compatibility and ease of porting. 
Ring oscillator is widely used in the communication system design especially in the 
wireless system (Jalil, Reaz & Ali 2013; W. H. Lee et al. 2010; Rani, & Ranjan 2012; 
Thakare, & V. Ramekar 2014) and FPGA application (Kodytek, & Lorencz 2015; 
Ruething et al. 2012). It also used to study the degradation of logic CMOS circuit 
(Kerber et al. 2015; Wang, Olthof & Metselaar 2006). Many trade-offs in terms of 
speed, power, area and application domain need to be considered in designing a ring 
oscillator. Thus, it is important to determine accurate frequency oscillation of the ring 
oscillator so that the designer able to make decisions regarding these trade-offs. 
The main purpose of this project is to design a 5-stages ring oscillator in 0.13 µm 
CMOS technology process using Mentor Graphic simulation software. The ring 
oscillator is designed for 3 GHz operating frequency with low power dissipation. 
However, the phase noise performance of the circuit is a bit high compare to other 
works and the area occupied is reduced significantly. 
1.3 THESIS OBJECTIVE 
The objective ofthis project are as follow: 
1. To design low supply voltage ring oscillator circuit using forward body bias 
(FBB) technique. 
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II. To investigate and simulate the optimum FBB parameter to be implemented 
in the ring oscillator circuit. 
ui. To compare performance of the conventional and FBB ring oscillator circuit. 
1.4 THESIS ORGANIZATION 
This master thesis includes five chapters, starts with Chapter 1 that give an 
introduction to this project includes the motivation that drive this project, problem and 
the aim this study. 
Chapter 2 describes literature review on forward body bias (FBB) mechanism, ring 
oscillator principle, type of ring oscillator and design parameter consideration. Prior to 
that, a brief introduction on basic principle of MOSFET and their characteristic are 
covered in this chapter in order to further understand the importance of FBB as 
compared to normal MOSFET. In this chapter, a detail discussion on previous works 
is presented. 
Chapter 3 explains the methodology and the simulation parameters used throughout 
this project. A few parameters such as transistor sizing, bulk voltage and supply 
voltage is chosen for circuit simulation . Then, a brief introduction about the Mentor 
Graphic software used in this project was described in this chapter. 
Chapter 5 discusses and explains the results, which the analysis is performed based on 
the graphs obtained during simulation. 
Lastly, Chapter 6 draws conclusion from the simulation results obtained throughout 
the project. Recommendation for future work also included in this chapter in order to 
improve the performance of the proposed circuit. 
CHAPTER II 
LITERATURE REVIEW 
2.1 INTRODUCTION 
In designing phase locked loop system, the ring oscillator has been a crucial building 
block. This chapter gives background theory that support main topics and design of 
choice made throughout this project. 
Firstly, there will be a short presentation on MOSFET principle and subsection of 
their important 1-V characteristic and threshold voltage in order to strengthen the basic 
knowledge of the device itself. Followed by an important section concerning body 
biasing that specific to forward body bias technique used in this project. Lastly, an 
overview of basic concept of ring oscillator is presented and the design consideration 
like frequency, phase noise and power consumption are studied. 
2.2 BASIC MOSFET PRINCIPLE 
Basically NMOS and PMOS devices consist of four terminals; gate (G), source (S), 
drain (D) and body (B) (body is also known as substrate or bulk) as shown in Figure 
2.1 and it is understood that body terminal on connected to its own source terminal. In 
Complementary Metal Oxide Semiconductor (CMOS), the substrate of NMOS is 
connected to the ground and PMOS is connected to voltage supply (VDD) as illustrates 
in Figure 2.2 and the cross sectional diagram shown in Figure 2.3. This results in 
constant zero bias at the pn-junction between substrate and the conducting channel. 
Thus, the substrate does not play important role in circuit operation and can be 
neglected. Width (W) and length (L) of the channel are two important design 
parameters that control the current and capacitance in one design. The size or footprint 
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and speed of the transistor are determined by the channel length of the transistor. The 
speed of the transistor increases as the channel length is reduced. The width of the 
transistor determine the current flow through the transistor. 
D 
B 
s 
Figure 2.1 NMOS device with four terminals. 
Source: Maheshwari et al. 2014 
Figure 2.2 CMOS circuit diagram 
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OtLtput 
Figure 2.3 Cross section of CMOS 
2.2.1 MOSFET 1-V CHARACTERISTIC 
MOSFET operates in three main regions; subthreshold, linear and saturation and each 
of them has its own advantages and disadvantages. Figure 2.4 shows the current-
voltage (I-V) characteristic of NMOSFET device and it shows the device operates at 
three regions as mentioned earlier. The 1-V characteristic describes current behaviour 
in one device that depends on the voltage applied to its terminals. 
"subthreshol.d region" T 'rw 
"linear region" "saturation region" 
Figure 2.4 I-V characteristic ofNMOSFET 
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The drain current expression for three regions are as follow: 
w 
lvun = LµnCoxCVGs - VrH)Vvs ... (2.1) 
lvsat = WCoxVsatCVGs - VrH) ... (2.2) 
where: 
... (2.3) 
... (2.4) 
Parameters µndefine as mobility of the charges, C0 x is the gate-oxide capacitance per 
unit areas, E0 x is the permittivity of oxide and t 0 x is the oxide thickness of the device. 
Assume that gate-source voltage (VGs) is much greater than threshold voltage (VrH) 
for both equations. However, for linear mode, Vvs « Vvsat meanwhile for saturation 
mode Vvs » Vvsat· The drain current in subthreshold region is a bit different because 
the device operates when VGs « VrH and the drain current is very small. The 
expression is given by: 
w VGs-VTH Vvs 
I - µ C vr 2 el.8 e nvT (1 - e VT) Dlin - L n ox ... (2.5) 
where: 
c 
n = 1 + dep 
Cox 
... (2.6) 
KT 
Vr=-q 
... (2.7) 
Vr, T, K and q is the thermal voltage, temperature, temperature coefficient and 
electron charge respectively. Cdep represent the capacitance per unit area of the 
depletion layer. 
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2.2.2 MOSFET THRESHOLD VOLTAGE 
Threshold voltage (VrH) is one of the important parameter beside the drain current. It 
can be expressed by (Hokazono et al. 2006): 
... (2.8) 
where 
... (2.9) 
... (2.10) 
The equation above is applied when V58 * O; meaning that the bulk terminal is 
connected to any voltage potential. <PF and y are MOSFET device parameters; fermi 
potential and body effect coefficient respectively. V58 is source-body potential and 
VrHo is threshold voltage when V58 = 0. NAis the p-substrate doping concentration for 
NMOS and ni is the intrinsic concentration. It is known that threshold voltage is 
constant when source and substrate are tied together (conventional NMOSFET). 
However, for body effect device, the threshold voltage is altered lead to change in 
transistor delay time. 
2.3 FORWARD BODY BIAS (FBB) MECHANISM 
Body bias control is one of the method used in digital applications to obtain low 
power dissipation and high speed (Chang, Chouhan & Halonen 2015; Su et al. 2009). 
In this approach, the threshold voltage of the device varied with the voltage applied to 
the body. There are two types of body bias namely; forward body bias (FBB) and 
reverse body bias (RBB). Application of FBB to transistor decreases the threshold 
voltage (Vm) and increase device performance (Hokazono et al. 2006; Moradi et al. 
2009; Su et al. 2009). Meanwhile, RBB increases Vm and reduces leakage power 
(Hokazono et al. 2006; Kamae, Tsuchiya & Onodera 2011; Keshavarzi et al. 2001). 
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However, for CMOS inverter, VTH increases by forward body bias and VTH decreases 
by reverse body bias for NMOSFET and vice versa for PMOSFET (Kumar 2016). 
In this technique, the NMOSFET body terminal is connected to a positive voltage 
instead of ground as for conventional NMOS structure as illustrated in Figure 2.5. The 
positive voltage applied to the bulk attract electrons anywhere in the substrate and 
underneath the gate terminal toward the body terminal. So, its depletion region is 
reduced as well as the number of dopants in the depletion region is less. Referring to 
the definition of VTH, this means that, in order to equate the number of dopants, less 
channel charge is needed. So, the final effect is lower VTH value to compensate the 
forward bias applied to the body. This effect is quantitatively can be expressed by 
equation (2.8) as mentioned in pervious sub-chapter. 
Figure 2.5 
Auger Recombination 
0 
v + BS 
Cross-section diagram representation of a NMOSFET under FBB and Auger 
recombination process due to hole injection to the channel by a positive 
substrate bias. 
Source: Su et al. 2008 
